Current position: Home > Products > Index H > Page 662
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9 All

Records matching criteria: 88300

Page: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 192 119 807 273 109 835 188 364 71 66 732 499 79 458 671 31 600 656 726 282 81 37 817 245 194 581 69 486 587 521 719 773 141 505 530 690 858 769 386

· HC259

Description: The MAX6501CMAX6504 low-cost, fully integrated tem- perature switches assert a logic signal when their die temperature crosses a factory-programmed threshold. Operating from a +2.7V to +5.5V supply, these devices feature two on-chip, temperature-dependent voltage references and a comparator. ...

Applications: USB Interface USB 1.1 compatible. Open HCI 1.0 compliant. User configurable RootHub. Support for both LowSpeed and HighSpeed USB devices. No bi-directionnal or Tri-state busses. No level sensitive latches. System Management Interrupt pin support Hooks for legacy device support.

Features: Internal bias generators that are adjusted by the value of the RFO set the HC259 PLL center frequency and Transmitter amplitude for the different standards. The E# pin controls the equalizer response and the transmitter pulse shape and amplitude. The following table shows the proper settings.

· HY51V17400BJ-60

· HDMP-T1636H

· HD49756NT

Description: Oxide passivated structure for very low leakage currents Epitaxial structure minimizes forward voltage drop Anode and cathode contacts on same side Forward voltage decreases with radiation exposure Qualified for space applications Thin construction for fit with photovoltaic cells

Applications: LDQM and UDQM control the lower and upper bytes of the DQ buffers. In read mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW, the corre- sponding buffer byte is enabled, and when HIGH, dis- abled. The outputs go to the HIGH Impedance State when LDQM/UDQM is HIGH. T...

Features: The HD49756NT is a high efficiency, high power factor, non-dimmable electronic ballast designed for linear fluorescent lamp types. The design contains an active power factor correction circuit for universal voltage input as well as a ballast control circuit using the IR2153 for managing the ...

· HSJ2000-01-010

· HA13605T

· HD74LS244FP-E

Vendor:HITACHI   Package Cooled:07+   D/C:SOP-20()   

· HA17555HIT

· HM6287HJP-25

Vendor:HIT   Package Cooled:00+   D/C:00+   

Description: The FST3383 provides two sets of high-speed CMOS TTL- compatible bus switches. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise. The device operates as a 10-bit bus switch or a 5-bit...

Applications: The Hyundai HM6287HJP-25 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 128Mbytes memory. The Hyundai HM6287HJP-25 HYM72V16M636LT6 Series are fully synchronous operation referenced to the positive edge of the clock . All inputs and outputs are synchronize...

Features: The HM6287HJP-25 series offers high-performance fixed-function Universal Serial Bus (USB) hub devices that comply with USB Specification, Rev. 1.1. Up to four downstream USB ports are available to expand the USB attachment points available in your PC system. These self-contained devices requ...

· HM6287HJP25

Description: Single 100-position taper potentiometer Nonvolatile (NV) on-demand wiper storage Operates from 3V or 5V supplies Up/down, increment-controlled interface Available in 8-pin (300mil) DIP, 8-pin (150mil) SO, 8-pin (118mil) µSOP, and flip- chip packages Operating Temperature: C Industria...

Applications: The 256/288-Mbit RDRAM devices are extremely high- speed CMOS DRAMs organized as 16M words by 16 or 18 bits. The use of Rambus Signaling Level (RSL) technology permits up to 1066 MHz transfer rates while using conven- tional system and board design technologies. RDRAM devices are capabl...

Features: Three operating modes can be programmed using the SNOOZE pin. When SNOOZE is low, the device is put into snooze mode. In snooze mode, the device operates with a typical quiescent current of 2 µA while the output voltage is maintained at 3.3 V 6%. This is lower than the self-discharge...

· HG52B13AFD

Vendor:HITACHI   Package Cooled:QFP-100   D/C:01+   

Description: advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in por- table applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduc- es power consumption by 80%...

Applications: Note: 1. Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is intended to be a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this sp...

Features: DC CHARACTERISTICS RHEOSTAT MODE Specifications Apply to All VRs Resistor Differential Nonlinearity2 Resistor Nonlinearity2 Nominal Resistor Tolerance3 Resistance Temperature Coefficient Wiper Resistance Nominal Resistance Match

· HD6412394F20V

Vendor:HITACHI   Package Cooled:QFP   D/C:07+   

Description: dt of greater than 10 kV/µs. This clamp circuit has a MOSFET that is enhanced when high dV/dt spikes occur between MT1 and MT2 of the TRIAC. When conducting, the FET clamps the base of the pho- totransistors, disabling the firs stage SCR predriver The 600/800 V blocking voltage pe...

Applications: The HD6412394F20V is easy to use. No external components are required for operation. The key specifications are 10kV/µs isolation-mode rejection, 85kHz large signal bandwidth, and 4.6µV/C VOS drift. A single power supply ranging from +4.5V to +5.5V makes this am- plifier ideal...

Features: Device operations are selected by writing JEDEC-standard commands into the command register using standard microprocessor write timings. The command register acts as an input to an internal-state machine which interprets the commands, controls the erase and programming operations, outputs th...

· HERA1605G

· HD647180XOCP6629

· HY57V64820HGT-K

· HY57V64820HGTK

· HJV05

· H46518

· HA2457AKB-20

Vendor:N/A   Package Cooled:94   D/C:DIP   

Description: Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is g...

Applications: ICCPLLMaximum PLL Supply Current1520mAVCCA Pin Only 1. VCMR is the center of the differential input signal. Normal operation is obtained when the input crosspoint is within the VCMR range and the input swing lies within the VPP specification. 2. The HA2457AKB-20 outputs can drive series o...

Features: The device will respond with a 64-bit ATR code, including historical bytes to indicate the mem- ory density within the CryptoMemory family. Once the asynchronous mode has been selected, it is not possible to switch to the synchronous mode without powering off the device.

· HYB18T512160AF-3.7166

· HP1500WA

· HD74LS158RP-EL227

· HZU7.5GTRF/7.5V

Vendor:SMD   Package Cooled:HIT   D/C:05+   

· HI9P516-9

Vendor:HARRIS   Package Cooled:246   D/C:01+   

Description: tions. For burst operations, the device additionally requires Power Saving (PS), Ready (RDY), and Clock (CLK). This implementation allows easy interface with minimal glue logic to a wide range of microproces- sors/microcontrollers for high performance read opera- tions.

Applications: A feature of the DS1267 is the ability to control multiple devices from a single processor. Multiple DS1267s can be linked or daisy-chained as shown in Figure 4. As a data bit is entered into the I/O shift register of the DS1267 a bit will appear at the COUT output within a maximum delay of 50...

Features: Terminator technology supports on-chip parallel termination for several voltage-referenced I/O standards. To maintain signal integrity and save board space, use Terminator technology resistors instead of external pull- up termination resistors. Parallel termination is supported for SSTL-2, ...

· HW-105A/C

Description: Hynix HYMD132725B(L)8-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify DIMM type, capacity and other the information of DIMM and the l...

Applications: 2.5 VDD 6 differential outputs Low skew: 100ps all outputs Selectable positive or negative edge synchronization Tolerant of spread spectrum input clock Synchronous output enable Selectable inputs Input frequency: 4.17MHz to 250MHz Output frequency: 12.5MHz to 250MHz 1.8V / 2.5V LVTTL:...

Features: The HW-105A/C/HW-105A/C are based on a 16/32 bit ARM7TDMI-S™ CPU with real-time emulation and embedded trace support, together with 128/256 kilobytes (kB) of embedded high speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit cod...

· HCPL-1510

Description: (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.

Applications: * Specifications same as model 5B45. 1Jumper selectable. Refer to Field Connection diagram. 2Includes the combined effects of repeatability, hysteresis, and nonlinearity. Loads heavier than 50 k Ω will degrade nonlinearity and gain temperature coefficient. 3The Output Common must be ke...

Features: Note 1 : This regulator is not internally compensated and thus requires an external output-capacitor (COUT) for stability. Note 2 : Please be careful with regard to set wiring and temperature-related capacitor changes that may cause oscillation.

· HAT1105R

Description: The LVC244A device is organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high- impedance state. The LVC244A has been designed with a 24mA outpu...

Applications: the current drain to a low quiescent (9 µA maximum) current. This is very useful for low power applications. The SHDN input should be driven with a CMOS logic level signal since the input threshold is 0.3 V. In TTL systems, an open collector driver with a pull-up resistor may be used.

Features: The HAT1105R is a byte wide MRAM memory. The memory array is logically organized as 32,768 x 8 and is accessed using an industry standard parallel asynchronous SRAM-like interface. The HAT1105R is inherently nonvolatile and offers write protect during sudden power loss. Functional operation o...

· HT49R50A-1/100QFP(LF)

· HM62V16255CLTTI-7SL

· HDSP-M103

Vendor:AGILENT   Package Cooled:DIP   D/C:0201+   

Description: Applications for the parts include portable and low powered instrumentation, audio amplification for portable devices, portable phone headsets, bar code scanners, and multipole filters. The ability to swing rail to rail at both the input and output enables designers to buffer CMOS ADCs, D...

Applications: SSCG uses a patented technology of modulating the clock over a very narrow bandwidth and controlled rate of change, both peak and cycle to cycle. The SM561 takes a narrow band digital reference clock in the range of 54C166 MHz and produces a clock that sweeps between a controlled start an...

Features: POWER SUPPLY Power Up. The Flash memory Command Inter- face is reset on power up to Read Array. Either Flash Chip Enable (EF) or Write Enable (W) inputs must be tied to VIH during Power Up to allow max- imum security and the possibility to write a com- mand on the first rising edge of E...

· HPC46083WZU

Description: The Microchip Technology Inc. 24AA32A/24LC32A (24XX32A*) is a 32 Kbit Electrically Erasable PROM. The device is organized as four blocks of 8K x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.8V, with standby and active currents of only 1 &mi...

Applications: The HPC46083WZU combines four 10BASE-T Ethernet EN- DECs and transceivers into a single low-cost device. Complete on-chip 10BASE-T Transceivers and filters eliminate external components, saving valuable board space and reducing cost. The HPC46083WZU offers maximum design flexibility by ...

Features: The HPC46083WZU reads digital data saved on memory card while users manipulating electronic devices such as digital cameras, MP3 players, PDAs and mobile phones etc. By the HPC46083WZU, users can transfer information such as data, graphics, texts or digital images from one electronic device...

· HM5117400CS6

Description: Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions d...

Applications: The driver differential outputs and the receiver differential inputs are connected internally to form three differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These ports feature a wide common-mode ...

Features: CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the HM5117400CS6A features proprietary ESD protection circuitry, permanent damage may occur on...

· HM5117400CS-6

Description: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification i...

Applications: Ferrite Beads, Fair Rite 0.6 C 4.5 pF Variable Capacitors, Johanson Gigatrim 10 pF Chip Capacitors, B Case, ATC 0.4 C 2.5 pF Variable Capacitors, Johanson Gigatrim 2.0 pF Chip Capacitors, B Case, ATC 1.1 pF Chip Capacitor, B Case, ATC 0.1 pF Chip Capacitor, B Case, ATC 5.1 pF Chip C...

Features: The TMS28F400BZx is available with the block architecture mapped in either of two configurations: the boot block located at the top or at the bottom of the memory array, as required by different microprocessors. The TMS28F400BZB (bottom boot block ) is mapped with the 16K-byte boot block lo...

· HSMBJ5939ATR-13

Vendor:Microsemi   Package Cooled:DO-214AA   D/C:2009+   

· HEF74AHC14DR2

Vendor:PHILIPS   Package Cooled:SOP3.9   D/C:03+   

Description: Note 3 The SK frequency specification specifies a minimum SK clock period of 1 ms therefore in an SK clock cycle tSKH a tSKL must be greater than or equal to 1 ms For example if the tSKL e 500 ns then the minimum tSKH e 500 ns in order to meet the SK frequency specification

Applications: If the system designer needs more than 16 outputs with the features just described, using two or more zero-delay buffers such as PI6C2509Q, and PI6C2510Q, is likely to be impractical. The device- to-device skew introduced can significantly reduce the perfor- mance. Pericom recommends the use o...

Features: The HEF74AHC14DR2 works on any power supply voltage from 2.7V to 36V, and draws only 135µA of supply current on a 5V supply. A power saving shutdown feature reduces supply current to 12µA. The output voltage swings to within 40mV of either supply rail, making the amplifier a good ...

· HSMS-8207

Description: VGS=12V, VDS=0V ID= −1mA, VGS=0V VDS= −20V, VGS=0V VDS= −10V, ID= −1mA ID= −1.5A, VGS= −4.5V ID= −1.5A, VGS= −4V ID= −0.75A, VGS= −2.5V VDS= −10V, ID= −0.75A VDS= −10V VGS=0V f=1MHz ID= −0.75A VDD W...

Applications: The HSMS-8207A meets the ITU (CCITT) G.726 recommenda- tion for 40, 32, 24, and 16 kbps ADPCM, as well as ANSI T1.301 for 32 kbps. Each channel can be operated with an independently selectable bit rate determined by QSEL1 and QSEL0 (see Table 1).

Features: Current output is not available with model HSMS-8207. Includes the combined effects of repeatability, hysteresis, and nonlinearity. 3A wide range of zero suppression and span adjustment is available to enable field calibration. 4When used with the CJC temperature sensor provided on the 3B...

· HSMS8207

Description: The fourth, transient power due to switching current, is caused by the fact that whenever a CMOS device goes through a transition, with VCC 2 VT, there is a time when both N-channel and P-channel devices are both conducting. An expression for this current is derived in Application Note ...

Applications: Note 1: Parameters are 100% production tested at TA = +25C. Limits over the operating temperature range are regulated by design and characterization. Note 2: VD is the forward-voltage drop of the Schottky diode in Figure 1. Note 3: Time from CTRL going below the Dual-Mode threshold to IC shut...

Features: The HSMS8207 is a Password Access Security Supervisor, containing one 896-bit Secure SerialFlash array. Access to the memory array can be controlled by two 64-bit passwords. These passwords protect read and write operations of the memory array.

· HIN202ECBZ-T

Description: TXCLK is a clock output used to receive the data on the TXD from the MAC or network processor to the HSP3824, synchronously. Transmit data on the TXD bus is clocked into the HSP3824 on the falling edge. The clocking edge is also programmable to be on either phase of the clock. The rate of t...

Applications: OUTPUT VOLTAGE PROGRAMMING Resistors R1 and R2 program the output voltage. An optional capacitor CX may be inserted across R1 to improve the transient response (see Figure 1). The value of R2 should be less than 100KΩ. The value of R1 can be determined using the following equation...

Features: The LT®3010 is a high voltage, micropower low dropout linear regulator. The device is capable of supplying 50mA output current with a dropout voltage of 300mV. Designed for use in battery-powered or high voltage systems, the low quiescent current (30µA operating and 1µA in shut...

· HI1-4900A/883

· HEF4517BDB

Description: 3V TTL/CMOS-compatible Digital Output pins that provide the conversion results of the I and Q inputs. I0 and Q0 are the LSBs, I9 and Q9 are the MSBs. Valid data is present just after the rising edge of the CLK input in the Parallel mode. In the multiplex mode, I-channel data is valid on I...

Applications: Note 1: Dice are designed to operate with junction temperatures of -40C to +110C but are tested and guaranteed only at TA = 25C. Note 2: Source capacitance represents the total capacitance at the IN pad during characterization of the noise and bandwidth para- meters. Note 3: Guaranteed by de...

Features: sGENERAL DESCRIPTION The HEF4517BDB series is a serial I/O real time clock suitable for 4 bits microprocessor. It contains quartz crystal oscillator, counter, shift register, voltage regulator, voltage detector and interface controller. The HEF4517BDB series required only 4-port of micr...

· HXA2G122Y

· HA9P25569

Vendor:INTERSIL   Package Cooled:2010   D/C:01/02+   

· HA9P-2556-9

· HA9P2556-9

Description: The ISSI IS62LV12816L and IS62LV12816LL are high- speed, 2,097,152-bit static RAMs organized as 131,072 words by 16 bits. They are fabricated using ISSI's high- performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-perfor...

Applications: †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. x indicates either a 4 or 5 to define specific device part numbers.

Features: Backplane Transceiver Logic (BTL) is a signaling standard that was invented and first introduced by National Semicon- ductor, then developed by the IEEE to enhance the perfor- mance of backplane buses. BTL compatible transceivers feature low output capacitance drivers to minimize bus load...

· HPMX-2005T10

Vendor:HP   Package Cooled:95   D/C:2896    

Description: Outputs from the GLBs drive the Global Routing Pool (GRP) between the GLBs. Switching resources are pro- vided to allow signals in the Global Routing Pool to drive any or all the GLBs in the device. This mechanism allows fast, efficient connections across the entire device.

Applications: The HPMX-2005T10s internal short circuit limitation is not sufficient to protect the device in the event of a direct short circuit be- tween a video output and a power supply voltage rail (VCC or VEE). Temporary short circuits can reduce an outputs ability to source or sink current and the...

Features: The device is a two-port memory; data is written in through a 12-bit-wide write port and is read out through a 12-bit-wide read port. Both ports may be operated simultaneously and/or asynchronously. Dynamic storage cells are employed for main data memory to achieve high storage density, but...

· HPMX2005T10

Vendor:HEWLETT   Package Cooled:470   D/C:99/P3   

· HN1C01F-GR(C1G)

· HEF4073BT.653

· HUF75631SK8

Description: Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SMARTDM, TMS320, TMS320C5000, TMS320C6000 are registered trademar...

Applications: 1. Current consumption (overcharging)VCELL > VCELLU125µA typ. 2. Current consumption (normal operation)VCELL < VALM30µA typ. 3. Current consumption (overdischarge)VCELL < VCELLS0.1µA max. 4. Overcharge detection voltage (-20 to +70C) VCELL : L H4.25V50mV/CELL 5. Over...

Features: The HUF75631SK8 is a phase-locked loop (PLL) frequency synthesizer intended for use in a frequency generation loop with an external dual modulus prescaler and VCO. The VCO frequency is divided by the dual modulus prescaler, which is then fed to the internal A and N counters. The referenc...

· HF40299

Vendor:HIT   Package Cooled:0236+   D/C:02+   

Description: Lamp Current Feedback Soft Start on Feedback Voltage Dimming (0V~2V) on Feedback Switch off Control (Vdm=5V) Soft Dimming Control No Lamp Protection One Lamp Detection for Feedback Abnormal Protection Low Start-up and Operating Supply Current UVLO with 1.8V Hysteresis Totem Pole ...

Applications: ACK Polling Once a stop condition is issued to indicate the end of the hosts write sequence, the HF40299 initiates the internal nonvolatile write cycle. In order to take advan- tage of the typical 5ms write cycle, ACK polling can begin immediately. This involves issuing the start con- d...

Features: To maximize I/O throughput and improve host and SCSI bus utilization, the HF40299 incorporates a high-speed, proprietary RISC processor; an intelligent SCSI bus controller (SCSI executive processor [SXP]); and a host bus, dual-channel DMA controller. The SCSI bus controller and the host...

· HEF4040BT653

Description: The LTC®4244/LTC4244-1 are Hot SwapTM controllers that allow a board to be safely inserted into and removed from a CompactPCITM bus slot. External N-channel transistors control the 5V and 3.3V supplies while on-chip switches control the 12V supplies. The 3.3V and 5V supplies can be ramped...

Applications: fOSC(tc)Oscillator frequency over line and temperature Trimmed for 360 kHz (1) Ensured by design. Not production tested. (2) Maximum 450-kHz frequency can be achieved when both channels are enabled. (3) 270 kHz is the default frequency during start-up for both channels. (4) See Table 1. ...

Features: AMDs FusionPLD program allows HEF4040BT653 de- signs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third- party tools are ...

· HT48R01-2

Vendor:HOLTEK   Package Cooled:MSOP-10   D/C:08+   

· HM9220E

Description: Halt function and wake-up feature reduce power consumption Up to 0.5ms instruction cycle with 8MHz system clock at VDD=5V Allinstructionsinoneortwomachinecycles 14-bit table read instruction Two-level subroutine nesting Bit manipulation instruction 63 powerful instructions Low voltage r...

Applications: The four D-type flip-flops operate synchronously from a com- mon clock. The outputs are in the three-state mode when either of the two output disable pins are at the logic 1 level. The input ENABLES allow the flip-flops to remain in their present states without hav...

Features: The HM9220E allows multiple system clocking schemes. In this document, master mode indicates that the HM9220E provides system clocks to other parts of the system (M_S=1). Audio system clocks of frequency 256 Fs MCLK_OUT, 64 Fs SCLK, and Fs LRCLK are output from this device when it is config...

· HSMCJ7.5ATR-13

Vendor:Microsemi   Package Cooled:DO214BA   D/C:2009+   

· HD14543BP216

· HY57V561620CT-6DR

Vendor:HY    Package Cooled:TSSOP   D/C:06+   

· HA12136615

· HG62S058L17F

Description: errors. Recovered decoded characters are then written to an internal Elasticity Buffer, and presented to the destination host system. The integrated 8B/10B Encoder/Decoder may be bypassed for systems that present externally encoded or scrambled data at the parallel interface.

Applications: The basic PLL block diagram is shown in Figure 1. Each of the six clock outputs has a total of seven output options available to it. There are six post divider options: /2 (two of these), /3, /4, /DIV1N, and DIV2N. DIV1N and DIV2N are separately calcu- lated and can be independent of each oth...

Features: Choose R4, then calculate R3. The value of R4 should be large enough such that the current going through it will not be so large as to cause excessive power dissipation under extreme conditions. On the other hand, R4 should be small enough that its current will not be overly sensitive to ...

· HCPL-0210500

Vendor:SMD8   Package Cooled:1608   D/C:AGILENT   

Description: The 28 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct con- nection to a separate SNAPHAT housing contain- ing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surfa...

Applications: MAX6323_UT__-T -40C to +125C 6 SOT23-6 Push-Pull MAX6324_UT__-T -40C to +125C 6 SOT23-6 Open Drain *These devices are factory trimmed to one of eight watchdog- timeout windows and one of six reset voltage thresholds. Insert the letter corresponding to the desired watchdog-timeout window (A,...

Features: • Triple 9-bit DAC for composite and S-video output • 27 MHz DAC operating frequency eliminates the need for 1/sinc(x) correction filter • Low-jitter phase-locked lo op circuitry o perates using a low-cost 14.31818 MHz crystal • 40.5 or 33.9 MHz video decoder clo...

· HSC18T48PF

Vendor:FCI   Package Cooled:08+   D/C:10000   

· HGT1S12N60A4S9A

Vendor:KA/INF   Package Cooled:9800   D/C:TO   

Description: GENERAL DESCRIPTION The LM2650 evaluation board is provided as a tool for devel- oping DC/DC converters based on the LM2650 IC. It is con- figured for single-output, step-down DC/DC converters. Fig- ure 1 is a complete schematic of the board which can accommodate up to 28 components incl...

Applications: Hynix HYMD216M646A(L)6-J/M/K/H/L series is unbuffered 200-pin double data rate Synchronous DRAM Small Outline Dual In-Line Memory Modules (SO-DIMMs) which are organized as 16Mx64 high-speed memoryarrays. Hynix HYMD216M646A(L)6-J/M/K/H/L series consists of four 16Mx16 DDR SDRAM in 400mil TSOP ...

Features: This model, designed on the basis of 32-bit RISC CPU (FR30 series), is a standard single-chip micro controller with built-in I/O resources and bus control functions. The functions are suitable for built-in control that requires high-speed CPU processing. HGT1S12N60A4S9A includes 256 Kbyte...

· HM2P87PK8111GF

Vendor:FCI   Package Cooled:08+   D/C:10000   

· HSMCJ45CATR-13

Vendor:Microsemi   Package Cooled:DO214BA   D/C:2009+   

· HEDS-5500K11

Description: 3.5 UTP Receiving A low-pass filter is used to filter the noise in the received UTP differential signals. The common-mode level of the differential signal is extracted and is used for DC squelch circuits. AC squelch circuits reject any single

Applications: Refer to Table 2, Intel Pentium II Processor Power Specifica- tions. For standard motherboard designs , the on-board DC-DC converter must supply a minimum of 14.2A at 2.8V for Klamath or 2.0V for Deschutes. For a Deschutes Flexible Motherboard design, the on-board DC-DC converter mu...

Features: The HEDS-5500K11/HEDS-5500K11/HEDS-5500K11 high-voltage, dual analog switches are pin compatible with the industry-stan- dard DG401/DG403/DG405. They upgrade the existing devices with fault-protected inputs and Rail-to-Rail® signal handling capabilities. The HEDS-5500K11/HEDS-5500K11/HEDS-...

· HI9P200-9

Description: When the least significant byte of the timer overflows or when a 16-bit overflow occurs, an interrupt request may be generated. Either or both of these overflows can be programmed to request an interrupt. In both cases, the interrupt vector will be the same. When the lower byte (TML2) ove...

Applications: The HI9P200-94 is a high voltage, high speed power MOSFET and IGBT driver with independent high and low side ref- erenced output channels. Proprietary HVIC and latch im- mune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LS...

Features: The memory array of the HI9P200-9 can be sectored in two ways simply by using two differ- ent erase commands. Using one erase command allows the device to contain a total of seven sectors comprised of a 16-Kbyte boot sector, two 8-Kbyte sectors, a 32-Kbyte sector, and three 64-Kbyte sectors...

· HLMP-7019

Description: Output data enable C Used to indicate time of active video display versus non-active display or blank time. During blank, only HSYNC, VSYNC, and CTL1-3 are transmitted. During times of active display, or non-blank, only pixel data, QE[23:0] and QO[23:0], is transmitted.

Applications: The HLMP-7019 uses a precision reference to achieve 0.5% threshold accuracy for VIT 3.3V. The reset delay time can be set to 20ms by disconnecting the CT pin, 300ms by connecting the CT pin to VDD using a resistor, or can be user-adjusted between 1.25ms and 10s by connecting the CT pin...

Features: The HLMP-7019 is a mixed signal based adapter device for wireless Bluetooth systems. The device adapts the baseband interface of the Philips UAA3558 radio to the Philips PCF26002 and PCF26003 baseband controller devices and also to the BlueRF JTAG Unidirectional RxMode 2.

· HT321-AUIC-01

· HI1-5048-6

Vendor:INTERSIL   Package Cooled:DIP   D/C:00+   

· HM514100CLTT-7

Description: An internal reset block will force the wiper to the midscale posi- tion during every power-up condition. The SHDN pin forces an open circuit on the A Terminal and at the same time shorts the wiper to the B Terminal, achieving a microwatt power shutdown state. When SHDN is returned to logi...

Applications: Several register bits (bit 0 to bit 93) are used to control circuit operation and to adapt certain circuit parameters to the specific application. The control bits are organized in two 8-bit and three 24-bit registers that can be programmed by the 3-wire bus protocol. The bus protocol and t...

Features: (2) HM514100CLTT-7 The oscillation frequency of these devices is determined by the value of the capacitor connected between the anode and the cathode. When establishing maximum operating condition parameters, please derate the maximum rating values specified in these datasheets so as to...

· HDL3N332-00HR

Vendor:RENESAS   Package Cooled:QFP   D/C:07+   

Description: The AD8353 provides linear output power of 9 dBm with 20 dB of gain at 900 MHz when biased at 3 V and an external RF choke is connected between the power supply and the output pin. The dc supply current is 42 mA. At 900 MHz, the output third order intercept (OIP3) is greater than 23 dBm, ...

Applications: PWM Comparators Two comparators are provided to perform pulse width modulation for each of the output drivers. Inputs are un- committed to allow maximum flexibility. The pulse width of the outputs A and B is a function of the sign and ampli- tude of the error signal. A negative signal at...

Features: NOTES: 3. It is recommended that the logic supply terminal (LOGIC VDD) and the VCO supply terminal (VCO VDD) should be at the same voltage and separate from each other. 4. The bypass capacitor should be located as close as possible to each power supply. 5. The FREFINPUT (pin 3) and PFD ...

· HDL3N33200HR

Vendor:HIT   Package Cooled:218   D/C:00+   

· HD74279

Description: Clocks in the ispLSI 2096V device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

Applications: GND (Pin 5, Exposed Pad): Ground. Tie both Pin 5 and the exposed pad directly to local ground plane. The ground metal to the exposed pad should be wide for better heat dissipation. Multiple vias (local ground plane ↔ ground backplane) placed close to the exposed pad can further aid in r...

Features: Note A: All data listed in the above graphs has been developed from actual products tested at 25 C. This data is considered typical data for the DC-DC Converter. Note B: SOA curves represent operating conditions at which internal components are at or below manufacturers maximum rated operatin...

· H5420A

Description: Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-µF capacitor across the input and a 10-µF capacitor, with equ...

Applications: To limit maximum duty cycle, the internal clock pulse blanks both outputs low during the discharge time of the oscillator. On the falling edge of the clock, the ap- propriate output(s) is driven high. The end of the pulse is controlled by the PWM comparator, current limit com- parator, ...

Features: The Motorola H5420A sensor is an 8-pin tire monitoring sensor which is comprised of a variable capacitance pressure sensing element, a temperature sensing element, and an interface circuit (with a wake-up feature) all on a single chip. It is housed in a Super-Small Outline Package (SSOP), wh...

· HFW16S-2STE1

Vendor:fci   Package Cooled:L/T 1 DAY   D/C:2007+   

· HD6301V1P

Vendor:HIT   Package Cooled:DIP/40   D/C:86+   

Description: Notes: 7. All typical values are measured at VCC = 3.3V, TA = 25C. 8. CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current sumption (ICCD) at no output loading and operating at 50% duty cycle, CPD is related to ICCD dynamic ope...

Applications: HD6301V1P has built-in 6dB amplifier, 75Ω driver and mute function. This IC is consisted of 4 inputs (IN1, IN2, IN3, IN4), 1 output (out) and 3 control terminals (CTL-A, CTL-B, CTL-C). Each circuit input terminal is sync tip clamp type.

Features: The HD6301V1P/HD6301V1P/HD6301V1P resistance is con- stant over temperature. The typical temperature coeffi- cient of resistance is 150ppm/C. Over a -40C to +85C range centered at +25C, this would be a 1% change in resistance. The initial accuracy at room tem- perature is 1.5%. This provides ...

· HD-6301V1P

Vendor:HIT   Package Cooled:n/a   D/C:91   

· HD61H09S16P

Description: Instructions, addresses, and data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state, except when reading data from the device, or when checking the ready/busy status after a write operation.

Applications: (3) The products described in this material are intended to be used for standard applications or gen- eral electronic equipment (such as office equipment, communications equipment, measuring in- struments and household appliances). Consult our sales staff in advance for information on th...

Features: OPA688UThis VLA™ (Voltage Limiting Amplifier) has two inputs (VH and VL in Table I), which limit the output voltage swing. Table XI shows different ways to set up pin 5s and pin 8s voltages using R8 - R13 and C5 - C7. Use Table IV for the other components.

· H.DI-1240-4R7(LF)

Vendor:NEC   Package Cooled:/   D/C:06+   

· HCGHA2C682Y

· HSMBJ5927TR-13

Vendor:Microsemi   Package Cooled:DO-214AA   D/C:2009+   

· HY57V658020BLTC-10

· HA17458F-EL274

· HDS721075KLA330

· HCF4030BF

Vendor:ST   Package Cooled:CDIP16   D/C:8900   

Description: ECCP2/P2A are multiplexed with RC1 when CCP2MX is set; with RE7 when CCP2MX is cleared and the device is configured in Microcontroller mode; or with RB3 when CCP2MX is cleared in all other program memory modes. P1B/P1C/P3B/P3C are multiplexed with RE6:RE3 when ECCPMX is set and with RH7:RH4...

Applications: Two banks of clock outputs are available on this device. Each bank is independently enabled or disabled by the 1G or 2G enable signals. The first bank consists of five outputs 1Y0 to 1Y4, and the clocks are enabled or disabled by the 1G signal. A

Features: 4mA and sink 8mA in 3.3V mode. The output drivers have a separate VCCIO reference input which is independent of the main VCC supply for the device. This feature allows the output drivers to drive either 3.3V or 2.5V output levels while the device logic and the output current drive is alw...

· HSMS-C170

Description: The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a Maximum and an Absolute ...

Applications: Only bits 11 through 4 of the temperature register are used in the TH and TL comparison since TH and TL are 8-bit registers. If the result of a temperature measurement is higher than TH or lower than TL, an alarm condition exists and an alarm flag is set inside the HSMS-C170. This flag is upda...

Features: The digital comb filter decoder implements one of sixteen comb filter architectures to produce luminance and color dif- ference component signals which are virtually free of the cross-color and cross-luminance artifacts associated with simple bandsplit filter decoders.

· HV04100

· HSU278TRF

· HDSP-515G

Vendor:AGILENT   Package Cooled:DIP   D/C:0203+   

Description: Three-phase bipolar drive Direct PWM drive (controlled either by control voltage or PWM variable duty pulse input) Built-in forward/reverse switching circuit Start/stop mode switching circuit (stop mode power saving function) Built-in input amplifier 5 V regulator output (VREG pin) Curren...

Applications: Calibration can minimize these errors. The gain calibration cannot have a REF IN+ of more than AVDD −1.5V with Buffer ON. To calibrate gain, turn Buffer OFF. (3) ∆VOUT is change in digital result. (4) 9pF switched capacitor at fSAMP clock frequency (see Figure 13). (5) The i...

Features: Collector-Emitter Breakdown Voltage IC = 200 mAdc Collector-Emitter Breakdown Voltage IC = 200 mAdc, RBE = 100Ω Collector-Emitter Breakdown Voltage VBE = -1.5 Vdc, IC = 200 mAdc Collector-Emitter Cutoff Current VCE = 60 Vdc Collector-Emitter Cutoff Current VBE = -1.5 Vdc; VC...

· HB-1B2012-222JT

Description: NOTES: 1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS. 2. This parameter is guaranteed but not production tested. 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switc...

Applications: The HB-1B2012-222JT provides a high output voltage swing and low distortion required for low turns ratio ADSL upstream driver applications. Operating on a 12V supply, the HB-1B2012-222JT con- sumes a low 8.0mA/channel quiescent current to deliver a very high 250mA peak output current. Gua...

Features: Refresh and Test Mode Capability. ∗ 512 refresh cycles per 8ms. ∗ Available in 40-Pin 400 mil SOJ and 40/44 Pin TSOP(II) ∗ Single 5.0V10% Power Supply. ∗ All inputs and Outputs are TTL compatible. ∗ Extended Data-Out(EDO) Page Mode operation.

· HDSP-A157

Vendor:AGLIENT   Package Cooled:AGLIENT   D/C:07+/08+   

Description: The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files contain 16 32-bit registers each for the total of 32 general...

Applications: This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined nor guaranteed. For applications which require defined input to output skew, use the ICS570B.

Features: The HDSP-A157 microcontroller features a direct connection to off-chip memory, including Flash, through the fully programmable External Bus Interface (EBI). An 8- level priority vectored interrupt controller, in conjunction with the Peripheral Data Con- troller, significantly improves the r...

· H0025NLT

· HIP5500IPS2290

Description: This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on...

Applications: The V 6108 is a CMOS integrated circuit that drives LCD. The circuit drives up to 40 LCD segments from a serial clocked input. It has a serial output for cascading to further drives. The serially clocked data is parallel loaded into 40 latches under control of the strobe pin. The latched ...

Features: The HIP5500IPS2290 is an advanced lamp current feedback dimming control IC. This ballast control IC provides all of the necessary features to implement wide range dimming control, soft start and constant power consumption for intelligent electronic ballast systems. The HIP5500IPS2290 is ...

· H7660

Vendor:300   Package Cooled:HIP   D/C:N/A   

Description: This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low RDS( ON) , fast switching speed and extremely low RDS(ON) in a small pa...

Applications: Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with the BZ and BZ, respectively. Once the PB0 and PB1 are selected as buzzer driving out...

Features: The H7660 is a high-performance, four-channel analog-to-digital (A/D) converter designed for professional and broadcast audio applications. The H7660 architecture utilizes a 1-bit delta-sigma modulator per channel incorporating a novel density modulated dither scheme for improved dynami...

· HG62E76R12F

Vendor:HITACHI   Package Cooled:QFP-100   D/C:01+   

Description: Note 1) The specified condition Tj=25˚C means that the test should be carried out with the test time so short (within 10ms) that the drift in characteristic value due to the rise in chip junction temperature can be ignored. Note 2) When not specified, VI=10V, IO=100mA, CI=0.33µF, ...

Applications: The MAX 3000A architecture supports 100% transistor-to-transistor logic (TTL) emulation and highCdensity small-scale integration (SSI), medium-scale integration (MSI), and large-scale integration (LSI) logic functions. The MAX 3000A architecture easily integrates multiple devices ranging f...

Features: Reset (Input). A logic low at this input resets the HG62E76R12F. To ensure proper operation, the device must be reset after reference signal frequency changes and power-up. The RST pin should be held low for a minimum of 300ns. While the RST pin is low, all frame pulses except RST and TSP an...

· HD68010P12

Vendor:HIT   Package Cooled:DIP   D/C:N/A   

· HIP1011CBZA

Description: Biasing A negative voltage supply is needed to bias the gates of the 2-stage GaAs FET power amplifier. Gate 1 bias is applied through pin 3 (Vg1) and gate 2 bias is applied through pin 4 (Vg2). Under most operating conditions gates 1 and 2 may be tied together. The positive supply voltage...

Applications: AnalogicTech™s Simple Serial Control™ (S2Cwire™) interface is used to enable, disable and set the LED drive current with a 32 level loga- rithmic scale LED brightness control. The HIP1011CBZA/24 has a thermal management system to protect the device in the event of a short c...

Features: Power stage input voltage from 1V to 16V Control stage input voltage from 3V to 6V Output voltage adjustable down to 0.5V Power good flag and shutdown Output overvoltage and undervoltage detection External reference voltage 0.5V to 1.5V Low-side adjustable current sensing Adjustabl...

· H1K4N

· HCD667B89BSM

· HYB25D512800DF-5

· HSDC-8915-1-883C

Pages: 662/883  At 10 661 662 663 664 665 666 667 668 669 670 Under 10

Quick Search Part No.

Home About Us Map Online Inquiry
© 2009-2011 ExchangeIC.com Corp.All Rights Reserved